This flag controls the L2 cache of G3 processor boards. If 0, the cache is disabled. Enabled if nonzero.